Background {#Sec1}
==========

Amorphous In-Ga-Zn-O (a-IGZO)-based thin film transistors (TFTs) have attracted much attention in the past decade due to their high mobility, good uniformity, high visible light transparency, and low process temperature \[[@CR1]--[@CR3]\]. These merits make it a promising candidate for the application of next-generation electronics, such as transparent display, flexible devices, or wearable electronics. In particular, for the applications of flexible electronics, TFTs are generally fabricated on low thermally stable polymer substrates. Thus, it is necessary to reduce the thermal budget of a-IGZO TFT fabrication. For this purpose, many researchers have focus on a-IGZO TFTs with room temperature fabricated gate insulators, such as sputtering \[[@CR4]--[@CR6]\], solution process \[[@CR7]--[@CR9]\], e-beam evaporation \[[@CR10]\], and anodization \[[@CR11]\]. However, these dielectric films often suffer from high density of traps and strong dielectric/a-IGZO interfacial scattering, thus resulting in limited field-effect mobility, a large subthreshold swing, and a small on/off current ratio \[[@CR4]--[@CR11]\].

On the other hand, atomic layer deposition (ALD) is a promising technique, which can provide high-quality films, precise control of film thickness, good uniformity over a large area, and low process temperature \[[@CR12]--[@CR14]\]. Zheng et al. \[[@CR15]\] reported that the a-IGZO TFT with ALD SiO~2~ dielectric exhibited excellent electrical performance without the need of post-annealing. However, a high substrate temperature of 250 °C is required for the ALD of SiO~2~ films \[[@CR15]\], which is higher than glass transition temperatures of most flexible plastic substrates. Interestingly, it is reported that ALD of Al~2~O~3~ films can be realized even at room temperature (RT) \[[@CR16], [@CR17]\]; meanwhile, the Al~2~O~3~ film deposited at RT contains a large amount of hydrogen (H) impurities \[[@CR17]\]. However, to the best of our knowledge, the abovementioned H-rich Al~2~O~3~ film has never been utilized as a gate insulator in a-IGZO TFT. Therefore, it is desirable to explore the a-IGZO TFT with a RT ALD Al~2~O~3~ gate insulator.

In this letter, high-performance a-IGZO TFT was successfully fabricated with a room temperature deposited Al~2~O~3~ gate dielectric. By comparing the characteristics of the a-IGZO TFTs with various Al~2~O~3~ gate insulators deposited at different temperatures, the underlying mechanism was addressed.

Methods {#Sec2}
=======

Highly doped p-type silicon wafers (\< 0.0015 Ω cm) were cleaned by standard RCA processes and served as gate electrodes. Forty-nanometer Al~2~O~3~ films were deposited in a commercial ALD system (Picsun Ltd.) using trimethylaluminum (TMA) and O~2~ plasma as a precursor and reactant, respectively. One growth cycle consisted of 0.1 s TMA pulse, 10 s N~2~ purge, 8 s O~2~ plasma pulse, and 10 s N~2~ purge. The TMA was maintained at 18 °C for a stable vapor pressure and dose, and the O~2~ gas flow rate was fixed at 150 sccm with a plasma generator power of 2500 W. Subsequently, 40-nm a-IGZO films were deposited by RF sputtering using an IGZO ceramic target with an atomic ratio of In:Ga:Zn:O = 1:1:1:4. During sputtering, working pressure and Ar and O~2~ gas flow rates were fixed at 0.88 Pa and 48 and 2 sccm, respectively. The active region was formed by photolithography and wet etching. After that, source/drain electrodes of 30-nm Ti/70-nm Au bilayers were prepared by electron beam evaporation and a lift-off method. No further annealing processes were applied on these devices.

The electrical properties of a-IGZO TFTs were characterized using a semiconductor device analyzer (Agilent Tech B1500A) in a dark box at room temperature. The device stabilities were measured under positive and negative gate bias stresses, respectively. The depth profiles of elements and chemical composition were measured by secondary ion mass spectrometry (SIMS) and X-ray photoelectron spectroscopy (XPS), respectively.

Results and Discussion {#Sec3}
======================

Figure [1](#Fig1){ref-type="fig"}a compares the dielectric constants of the Al~2~O~3~ films deposited at different temperatures as a function of frequency (i.e., from 10 Hz to 10^5^ Hz). As the deposition temperature increases from 100 to 150 °C, the film shows a gradual decrease in dielectric constant. A similar trend was also reported in previous literatures for the deposition temperature changing from RT to 150 °C \[[@CR18], [@CR19]\]. This is because the RT Al~2~O~3~ film contains the highest concentration of hydrogen (H) in the form of OH groups. Thus, the corresponding dielectric constant is enhanced due to a rotation of more OH groups in an electric field \[[@CR20]\]. In terms of the measurement frequency of 10 Hz, the extracted dielectric constants for the RT, 100 °C, and 150 °C Al~2~O~3~ films are equal to 8.6, 7.9, and 7.4, respectively, which are used for the extraction of the field-effect mobility (*μ*~FE~) and interfacial trap density (*D*~it~) of the fabricated TFT device. Figure [1](#Fig1){ref-type="fig"}b shows the leakage current characteristics of different Al~2~O~3~ films. It is found that the RT Al~2~O~3~ film exhibits a small leakage current density of 2.38 × 10^− 8^ A/cm^2^ at 2 MV/cm and a breakdown electric field of 5.3 MV/cm. In addition, the breakdown electric field increases gradually with increasing deposition temperature from 100 to 150 °C.Fig. 1Electrical properties of Al~2~O~3~ films deposited at different temperatures. **a** Dielectric constant versus frequency. **b** Leakage current density versus electric field

Figure [2](#Fig2){ref-type="fig"} shows the typical transfer curves of the a-IGZO TFTs with different Al~2~O~3~ gate insulators. The RT Al~2~O~3~ TFT exhibits the best performance, such as high *μ*~FE~ of 19.5 cm^2^ V^− 1^ s^− 1^, a small subthreshold swing (SS) of 160 mV/dec, a small threshold voltage (*V*~T~) of 0.1 V, and a large on/off current ratio (*I*~on/off~) of 4.5 × 10^8^. However, the a-IGZO TFTs with Al~2~O~3~ gate insulators deposited at both 100 and 150 °C show a much poorer performance, i.e., reduced on-currents (10^− 7^ and 3 × 10^− 9^ A) and degraded SS. The *D*~it~ at the interface of Al~2~O~3~/a-IGZO can be calculated based on the following equation \[[@CR21]\]:$$\documentclass[12pt]{minimal}
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                \begin{document}$$ {D}_{\mathrm{it}}=\left(\frac{\mathrm{SS}\times \lg e}{kT/q}-1\right)\frac{C_{ox}}{q^2} $$\end{document}$$where *e*, *k*, *T*, and *q* represent the Euler's number, Boltzmann constant, absolute temperature, and unit electron charge, respectively. *C*~ox~ is the gate dielectric capacitance per unit area. For the RT Al~2~O~3~ TFT, the *D*~it~ is equal to 1.1 × 10^12^ eV^− 1^ cm^− 2^, which is over one or two times lower than those for the TFTs with the Al~2~O~3~ gate insulators deposited at 100 and 150 °C.Fig. 2Transfer curves of the a-IGZO TFTs with ALD Al~2~O~3~ gate insulators deposited at different temperatures together with the extracted device parameters

The gate bias stabilities of the devices were further measured by applying negative and positive voltages. Figure [3](#Fig3){ref-type="fig"} shows the *V*~T~ shift as a function of bias stress time for different TFTs. In terms of negative gate bias stress (NGBS), the RT Al~2~O~3~ TFT exhibits a negligible *V*~T~ shift of − 0.04 V after being stressed at − 10 V for 40 min. However, higher-temperature Al~2~O~3~ gate insulators generate larger *V*~T~ shifts especially for 150 °C. Such a high NGBS stability for RT Al~2~O~3~ should be attributed to a low concentration of oxygen vacancies (*V*~O~) in the a-IGZO channel \[[@CR22]\]. With respect to positive gate bias stress (PGBS), the RT Al~2~O~3~ TFT shows a *V*~T~ shift of 1.47 V, which is much smaller than those (8.8 V and 12.1 V) for the 100 and 150 °C Al~2~O~3~ TFTs. Moreover, the influence of storage time on the device performance was investigated, as shown in Fig. [4](#Fig4){ref-type="fig"}. Although no passivation layer is covered on the back channel, the device still maintains an excellent performance after being kept in a cabinet (20% RH) for 60 days at 30 °C; meanwhile, no significant variations in *μ*~FE~ and SS are observed. This indicates the RT Al~2~O~3~ TFTs without any passivation layer have good storage-time-dependent stability in the current ambience.Fig. 3*V*~T~ shift as a function of bias stress time under NGBS = − 10 V and PGBS = 10 V for the TFTs with Al~2~O~3~ insulators deposited at different temperaturesFig. 4Time-dependent stability of RT Al~2~O~3~ TFT after being kept in a cabinet (20% RH) at 30 °C. **a** Transfer curves. **b** Mobility and subthreshold swing

Table [1](#Tab1){ref-type="table"} compares the performance of our RT Al~2~O~3~ TFT with other reports. It is found that our device exhibits a zero-near *V*~T~, smaller SS, and larger *I*~on/off~ in the case of comparable mobility \[[@CR4], [@CR23]\]. Although using a Ta~2~O~5~ gate insulator can obtain higher mobility of 61.5 cm^2^ V^− 1^ s^− 1^, both SS and *I*~on/off~ deteriorate remarkably \[[@CR10]\]. In a word, our RT Al~2~O~3~ TFT possesses a superior comprehensive performance in comparison with the 100 and 150 °C Al~2~O~3~ TFTs. Since all processing steps are identical except the deposition step of Al~2~O~3~, such significant differences in electrical performance should originate from the Al~2~O~3~ gate insulators.Table 1Comparison of the electrical parameters of our RT Al~2~O~3~ a-IGZO TFT and other a-IGZO TFTs fabricated at low temperatures (*T*~max~ denotes the maximum process temperature)Insulator*T* ~max~\
(°C)*μ* ~EF~\
(cm^2^ V^− 1^ s^− 1^)SS\
(V/dec)*V* ~T~\
(V)*I*~on~/~off~Ref.Al~2~O~3~RT19.50.160.14.5 × 10^8^This workAl~2~O~3~RT7.50.44--3.1 × 10^8^\[[@CR31]\]Al~2~O~3~605.90.262.4810^8^\[[@CR9]\]SiO~2~RT18.50.271.510^7^\[[@CR4]\]SiO~2~RT15.80.66−0.424.4 × 10^5^\[[@CR23]\]SiO~2~90110.40.4410^5^\[[@CR32]\]Ta~2~O~5~RT61.50.610.2510^5^\[[@CR10]\]

To understand the underlying mechanism, the depth profiles of the elements in the a-IGZO/Al~2~O~3~ stacked films were analyzed by SMIS. Figure [5](#Fig5){ref-type="fig"}a shows the dependence of H concentration on depth in the stacks of IGZO/Al~2~O~3~, where the Al~2~O~3~ films were deposited at RT and 150 °C, respectively. For comparison, an IGZO film deposited on a bare Si substrate was also analyzed. The IGZO film deposited on bare Si contains an H concentration of \~ 3 × 10^21^ cm^− 3^, which originates from the residual gas in sputtering system and absorbed H~2~/H~2~O molecules on the Si surface. Both IGZO films deposited on the Al~2~O~3~ films contain higher H concentrations than that on the bare Si substrate. This indicates that the increased H concentrations should come from the release of H impurities in the underlying Al~2~O~3~ films during sputtering of IGZO. Moreover, it is observed that the H concentration in the IGZO film atop the RT Al~2~O~3~ film is higher than that on the 150 °C one in the interface-near region, which can provide more efficient passivation of interfacial states. This thus improves the SS and PGBS stability of the RT Al~2~O~3~ TFT by reducing interfacial carrier trapping. Additionally, the O 1s XPS spectra of the a-IGZO films near the interface of IGZO/Al~2~O~3~ were analyzed, as shown in Fig. [5](#Fig5){ref-type="fig"}b. The fitted peaks are located at 530.2 ± 0.1 eV, 530.9 ± 0.1 eV, and 531.6 ± 0.1 eV, corresponding to O^2−^ ions bound with metal (O1), *V*~O~ (O2), and OH groups (O3), respectively \[[@CR13], [@CR24]\]. The percentage of O2 is 26.3% in the a-IGZO layer atop the bare Si; however, it decreases to 12.3% and 6.8% for the 150 °C and RT Al~2~O~3~ underlying films, respectively. This indicates that more *V*~O~ in the IGZO channel can be effectively passivated by additional H impurities originating from the underlying Al~2~O~3~ films, especially for the RT Al~2~O~3~ film with a higher H concentration. It is reported that when *V*~O~ and H both are present in the a-IGZO film, they can combine to form a stable state in which H is trapped at *V*~O~ (*V*~O~H), and the resulting *V*~O~H is a shallow-level donor \[[@CR25]--[@CR27]\]. Thus, enhanced H doping into the IGZO channel atop the RT Al~2~O~3~ improves the channel conductivity by providing additional electrons. Furthermore, the small *V*~T~ shift under the NGBS for the RT Al~2~O~3~ TFT can also be attributed to the effective H passivation of *V*~O~ \[[@CR28]\]. As reported in literatures, the instability of TFT under NGBS originates from ionization of neutral *V*~O~ (*V*~O~ → *V*~O~^2+^+2e^−^) \[[@CR17], [@CR29]\]. Moreover, the O3 percentage of the a-IGZO film on the RT Al~2~O~3~ is 6.9%, which is higher than those on the 150 °C Al~2~O~3~ (5.3%) and the bare Si (4.6%), respectively. The OH group could originate from the reaction O^2−^ + H → OH^−^ + e^−^ during deposition of IGZO films \[[@CR30]\]. Thus, the enhanced H doping into the IGZO channel atop the RT Al~2~O~3~ film generates more OH groups and also contributes to improve the channel conductivity.Fig. 5**a** SIMS profiles of hydrogen concentration in Al~2~O~3~ deposited at RT and 150 °C. **b** High-resolution O1s XPS spectra of the IGZO channel deposited on RT Al~2~O~3~, 150 °C Al~2~O~3~, and bare Si

Conclusions {#Sec4}
===========

A high-performance a-IGZO TFT was fabricated successfully under the extremely low thermal budget of RT using an H-rich Al~2~O~3~ gate dielectric prepared by O~2~ plasma-enhanced ALD. This is ascribed to the fact that the Al~2~O~3~ dielectric deposited at RT contains more hydrogen impurities than those deposited at higher temperatures. Thus, the released H impurities during sputtering of IGZO generated more electrons, and efficiently passivated the interfacial states of a-IGZO/Al~2~O~3~ and the *V*~O~ in the a-IGZO channel.
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